



## CLOCK TROUBLESHOOTING

As shown on the illustration, those are clock circuit and connector diagrams. Inspect each terminal for applicable trouble.

Allowable error:  $\pm 1.5$  seconds/ day